Purpose -The purpose of this paper is to present an analytical drain current model for output characteristics of strained-Si/SiGe bulk MOSFET. Design/methodology/approach -A physics-based model for current output characteristics and transconductance of strained-Si/SiGe bulk devices has been developed incorporating the impact of strain (in terms of equivalent Ge mole fraction), strained silicon thin film thickness, gate work function, channel length and other device parameters. The accuracy of the results obtained using this model is verified by comparing them with 2D device simulations. Findings -This model correctly predicts the output characteristics, I DS 2 V GS characteristics, transconductance and output conductance of the strained-Si/SiGe MOSFET and demonstrates a significant enhancement in the drain current of the MOSFET with increasing strain in the strained-Si thin film, i.e. with increasing equivalent Ge concentration in the SiGe bulk. Research limitations/implications -Can be implemented in a SPICE like simulator for studying circuit behaviour containing strained-Si/SiGe bulk MOSFETs. Practical implications -The model discussed in this paper can be easily implemented in a circuit simulator and used for the characterization of strained silicon devices. This complements the recent trend of investigation of new materials and device structures to maintain the rate of advancement in VLSI technology. Originality/value -This paper presents, for the first time, a compact surface potential-based analytical model for strained-Si/SiGe MOSFETs which predicts the device characteristics reasonably well over their range of operation.
Introduction
Silicon-based MOSFET technology has attained considerable levels of performance since its inception. However, traditional scaling methods are no longer effective in improving device performance. Undesirable effects like gate leakage current, drain-induced barrier lowering and other short channel effects are affecting the MOSFET characteristics as device dimensions are approaching their scaling limit. Consequently, investigation of novel materials and device structures becomes essential to maintain the current rate of advancement in VLSI technology (Rim et al., 2001) . In the recent past, strained-silicon devices have been receiving considerable attention owing to their potential for achieving higher performance due to improved carrier-transport properties, i.e. mobility and high-field velocity (Vogelsang and Hofmann, 1992) , and compatibility with conventional fabrication technology (Rim et al., 2001 (Rim et al., , 2002 Welser et al., 1994) . A large number of applications have been proposed for the strained silicon MOSFETs . Tremendous improvement in the static and dynamic CMOS circuit performance has been achieved using strained-Si/SiGe MOSFETs (Badcock et al., 2002) . Accurate modeling of the characteristics of nanoscale strained-Si devices along the lines of conventional nanoscale MOSFETs (Kumar and Orouji, 2005; Reddy and Kumar, 2005; Lim et al., 2004; Chaudhry and Kumar, 2004; Joardar et al., 1998; Langevelde and Klassen, 2000; Mattausch et al., 1996; Chen and Gildenblat, 2005; Rios et al., 2004) thus becomes necessary for future device and circuit design.
At present, there are essentially three approaches to modeling of MOSFETsthreshold-voltage (V th )-based models, inversion charge (q i ) based and surface potential (f s ) based models. Kumar et al. (2007) developed a threshold-voltage-based model for the drain current characteristics of strained-Si/SiGe MOSFETs. The threshold-voltage-based models use regional approximations and need to be joined using appropriate smoothing functions over the moderate inversion region. The drawbacks in the threshold-voltagebased models, such as discontinuity across different operating regions, negative capacitance and negative conductance are well-documented (Joardar et al., 1998) . They arise from the inevitable unphysical nature of the V th -based models in the transition regions such as subthreshold and weak inversion regions. With the recent trends in scaling down the supply voltage levels, the moderate inversion region becomes an increasingly larger fraction of the overall logic swing, thereby annulling the V th -based approach (Gildenblat et al., 2004) . As a result, the focus has shifted to the development of surface potential-based models (Langevelde and Klassen, 2000; Chen and Gildenblat, 2005; Rios et al., 2004; Gildenblat et al., 2006 Gildenblat et al., , 2004 . Simulating a MOSFET with a surface potential-based model offers two distinct advantages. Not only do these models provide an insight into the underlying physical phenomena but they also give an accurate and single-piece description of the MOSFET characteristics over the complete range of operation (Chen and Gildenblat, 2005) . Development of classical physics-based formulations is critical to the development of a compact MOSFET models.
The aim of this work is, to develop, for the first time, a completely physics-based analytical model for the output current characteristics of nanoscale strained-Si/SiGe bulk MOSFETs. We have taken into consideration, the effect of strain on silicon band structure and carrier mobility, velocity overshoot and channel length modulation. The model results are verified by comparing them with the 2D simulation results obtained using ATLAS (2000) . It has been demonstrated that our model predicts the drain current and the conductance reasonably well over the range of operation of these devices making it an efficient tool for design and characterization of strained-Si/SiGe nanoscale MOSFETs.
The outline of our paper is as follows. In Section 2, we discuss the fundamentals related to the strained-Si/SiGe MOSFET and analyze the effect of strain on the silicon band structure. The derivation of our analytical model is presented in Section 3 and the results are discussed in Section 4.
2. Effect of strain 2.1 Effect of strain on silicon band structure The biaxial strain experienced by the silicon film, due to the lattice mismatch with SiGe, causes a change in its energy band structure (Lim et al., 2004; Zhang and Fossum, 2005) .
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The effect of strain on the silicon and SiGe band structure is shown in Figure 1 . The presence of strain causes the electron affinity of silicon to increase and its bandgap to decrease. Also splitting of energy levels is observed in the conduction band and valence band. The band with lower energy is preferentially occupied resulting in the reduction of the carrier effective mass (Takagi et al., 1996) . The effect of strain on Si band structure can be modeled as (Lim et al., 2004; Numata et al., 2005) : 
where:
and: Source: Numata et al. (2005) Analytical drain current model
Effect of strain on MOSFET parameters
In the presence of strain, the flat-band voltage of a MOSFET is modified as (Zhang and Fossum, 2005) :
In the above relations, f M is the gate work function, f Si is the unstrained Si work function, (f F,Si is the Fermi potential in unstrained Si, x Si is the electron affinity in unstrained Si, E g,Si is the bandgap in unstrained Si, q is the electronic charge, N A is the body doping concentration and n i,Si is the intrinsic carrier concentration in unstrained Si. It is also important to consider the modification in the built-in voltage across the source-and drain-body junctions in the strained-Si thin film due to strain, which can be modeled as (Zhang and Fossum, 2005) :
Similarly, the built-in voltage across the source-and drain-body junctions in the relaxed Si 12 x Ge x substrate can be written as (Zhang and Fossum, 2005) :
In the following two sections, we incorporate these effects to derive a compact surface potential-based drain current model for the strained-Si/SiGe MOSFETs.
3. The strained-Si/SiGe MOSFET The conventional method of growing strained silicon is by epitaxial growth of silicon layers on relaxed SiGe alloys. This results in an increase in the lattice constant of silicon, thereby inducing biaxial strain in its lattice, leading to an enhancement in the carrier mobility. The magnitude of mobility enhancement can be enhanced by increasing the Ge content of the bulk SiGe layer (Welser et al., 1994) . However, with increase in the Ge content in the bulk layer, the critical thickness to which the strained silicon can be grown without inducing misfit dislocations to alleviate the strain is reduced (Rim et al., 2001) . COMPEL 28,2 Figure 2 shows the cross-sectional view of a short channel strained-Si/SiGe n-MOSFET with depletion regions also indicated. The depletion region under the gate for short channel MOSFETs is not uniform and is affected by the lateral source-and drain-body depletion widths and their respective charges, as shown in Figure 2 . The exact solution of the Poisson equation for such a case is too complicated and would most probably require numerical methods and iterations.
To obtain a meaningful analytical solution, Figure 2 is transformed to a box type approximation of the depletion region as shown in Figure 3 with a uniform charge density N A,eff and a uniform depth of depletion thickness x d . The gate-S/D charge sharing and source-/drain-body built-in potential barrier lowering (Yau, 1974) due to overlap of the lateral source-and drain-body depletion regions become important as the channel length reduces. The effective doping N A,eff is defined taking into account the effective charge under the influence of the gate as (Yau, 1974) :
where x dv is the vertical depletion region depth due to gate bias only. An average vertical depletion depth x d can be calculated by using the constraint that the total depletion area under the gate should remain the same before and after the box approximation. It can be seen that in the case of large channel length, i.e. L .. 2x dl , the average vertical depletion region depth reduces to x d < x dv . Also, for extremely short channel lengths, i.e. L ,, 2x dl , it reduces to x d < r j þ x dl . These results are along expected lines. 
Analytical drain current model
For short channel devices, the benefits of strained-Si for sub-100 nm CMOS are not obvious as high-field effects such as velocity saturation seem to work against the mobility enhancement. Velocity overshoot, which is a non-local effect, becomes prominent as MOSFET dimensions shrink to the nanoscale regime and leads to an improvement in the current drive observed in deep submicron strained-Si devices (Sai-Halasz et al., 1988) . It has been observed that an electric field step can result in the electron velocity exceeding the saturation velocity for a period shorter than the relaxation time t w (which is an average time constant associated with the energy scattering process), thus causing the electron to travel the entire length of the channel without encountering any collisions (Yamada et al., 1994) . Strain in the silicon thin film leads to an increase in the energy relaxation time (t w ) of carriers, thus increasing the velocity overshoot (Yamada et al., 1994) . Hence, the velocity overshoot effect has to be taken into account while modeling the output characteristics of strained-Si devices (Park et al., 1991) .
Mobility model
The low-field mobility of carriers is enhanced in strained-Si channels due to reduced phonon scattering (Takagi et al., 1996) and carrier redistribution in the modified energy-subband structure (Oberhuber et al., 1998) . This enhancement is found to be sustained at high value of transverse electric fields in the channel as well (Rim et al., 2001) . The mobility enhancement factor e n for electrons, for different values of Ge mole fraction x of the relaxed SiGe substrate, is calculated to fit the experimental data (Takagi et al., 1996; Fossum and Zhang, 2003) as: 
Using the Watt mobility model, the carrier velocity is related to the effective mobility of inversion layer electrons in the channel at the gate-oxide/strained-Si film interface as (ATLAS, 2000; Watt and Plummer, 1987) :
where
where v sat < 10 7 cm/s is the saturation velocity (ATLAS, 2000) and x is the distance from the source along the channel. The effective mobility is given by m eff ¼ ðð1=m ph Þ þ ð1=m sr Þ þ ð1=m c ÞÞ 21 . Here, m ph is the mobility associated with phonon scattering, m sr is the mobility associated with surface roughness scattering and m c is the mobility associated with coulomb/ionic impurity scattering.
Velocity overshoot effects
For nanoscale devices, velocity overshoot plays a significant role. This overshoot occurs because of the large gradient in the electric field in the channel, due to which the average carrier transit time from source to drain becomes comparable to, or less than, the average energy relaxation time, t w (Goldsman and Frey, 1988) . The finite energy relaxation time is modeled by a relaxation length d(E x ) which is constant over a wide range of electric fields (Sonoda et al., 1991) . The carrier kinetic energy lags the local field due to this finite relaxation length d(E x ) (Sonoda et al., 1991) . When carriers are injected into the high-field region of a scaled MOSFET channel, their random thermal kinetic energy is smaller than that implied by the local field. Since the carrier mobility is inversely proportional to the carrier energy, these carriers have high mobility, and move with velocities higher than those implied by a local velocity-field model. The average velocity of the carriers can hence be higher than the saturation velocity. Thus, including the velocity overshoot effect, the expression for carrier velocity along the channel is modified as (Ge et al., 2001) :
where E x is the longitudinal electric field in the channel and t w is the relaxation lifetime of the carriers. The strain in the silicon thin film also modifies the high-field transport properties of carriers in the inversion layer. Although the change in the saturation velocity with strain is small, mobility evaluations at high-longitudinal fields show a significant enhancement of the velocity overshoot with increasing strain (Yamada et al., 1994) . This effect can be attributed to an increase in the energy relaxation time with increasing strain (Rim et al., 2000) :
where x is the Ge fraction in Si 12 x Ge x substrate.
From equations (9) and (10), we get:
Analytical drain current model
To estimate the gradient of the longitudinal electric field along the channel, the variation of the electrostatic potential along the channel is approximated as (Roldan et al., 1997) :
so that:
Similar approximations can also be found in Veeraraghavan and Fossum (1988) . The constant a in equation (13) could be dependent on the technological features of the device. It is obtained by fitting the parabolic model to the potential profile along the channel obtained using device simulations. Its value depends on V GS , due to change in the potential profile with change in V GS . At lower values of V GS , the potential profile has a well defined minima along the channel and hence requires a large value of the parameter a to fit the data. With increasing V GS , the potential varies almost linearly along the channel, resulting in a decrease in the value of a. Hence, two values of the parameter a need to be used to fit the potential profiles over the complete range of operation of the device. Taking a single value for a (obtained by fitting the potential profile at the onset of strong inversion) results in a slight deviation of the model results from the device characteristics in the subthreshold region. Substituting equation (14) into equation (12), we get:
where k ¼ 2av sat t w =3.
Drain current model
In this section, an implicit expression for the surface potential for the strained-Si/SiGe MOSFET is derived. The expressions for the channel charges and surface potential are used in the drift-diffusion current model. Linearization of the bulk charges is used to get an explicit relationship of the output current with the device terminal voltages.
2D Poisson equation
The Poisson equation in the strained silicon film can be written as (Tsividis, 1999 
where f(x, y) is the potential in the strained silicon film, q is the charge of an electron, 1 s-Si is the permittivity of strained silicon, p(x, y) and n(x, y) are the hole and electron concentrations in the channel, respectively. Neglecting the effect of hole charge carriers in a n-channel device and taking the variation of potential along the y-direction to be much larger than the variation in the x-direction (Park et al., 1991) :
we get:
The electron concentration in the inversion layer can be related to the surface potential as:
where V cb (x) is the channel-to-bulk voltage, N A , eff is the effective body doping and f t ¼ kT=q is the thermal voltage. Substituting equation (25) into equation (24) and solving the resulting differential equation for ›f/›y, we get:
Bulk and inversion charges
The total charge in the channel region can be written as:
where Q C is the total channel charge, Q B is the bulk (depletion) charge and Q I is the inversion charge.
The evaluation of the inversion charge by direct integration of the inversion layer charge density is a lengthy process and is possible only through numerical integration. Therefore, using the charge-sheet approximation, the inversion layer is considered as a charge sheet of negligible thickness and the depletion region is assumed to be free of electrons. For a negligible thickness, the potential drop across the inversion layer is also negligible and all the surface potential f s is assumed to be dropped across the depletion region. The bulk charge under the depletion approximation is given by:
Analytical drain current model
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The charges can be related to the device terminal voltages as given:
4.3 Drain current In nanoscale devices both drift as well as diffusion play a major role in determining the current in the channel (Brews, 1998) . The current in the subthreshold regime is dominated by the diffusion component while the drift current dominates in the strong inversion regime. Using Pao and Sah's (1996) model and the expression for carrier mobility given by equation (15), the drain current can be written as:
The lateral electric field E x can be approximated by an average value along the channel. This is in coherence with the approximation in equation (17) where the gradient of the electric field along the channel is assumed to be small:
so that the current becomes:
Integrating equation (29) from the source to the drain we get the drain current as:
with:
and: COMPEL 28,2
Here f s0 and f sL are the surface potentials at the source and drain end of the channel, respectively, which are calculated by substituting V CB ¼ 0 and V CB ¼ V DS , respectively, in:
Symmetric linearization
Linearization of the bulk charge as a function of surface potential (Joardar et al., 1998; Gildenblat et al., 2006 Gildenblat et al., , 2004 Langevelde et al., 2004; Sodini et al., 1984) enables relatively simple expressions for channel charges suitable for obtaining a closed form solution for the drain current. Traditional approaches using linearization about the source/drain are known to violate the Gummel symmetry of the device (Tsividis, 1999) . Using symmetric linearization of the bulk charge (Gildenblat et al., 2006; Chen and Gildenblat, 2001) about the surface potential midpoint where f m ¼ 0:5ðf s0 þ f sL Þ, we get:
The symmetric linearization coefficient a is defined as (Gildenblat et al., 2004) :
Using equations (35) and (36) in equation (26), the inversion layer charge is obtained as:
The equations for the drift and the diffusion current get modified as:
and:
Weak inversion and strong inversion
In the weak inversion regime, the value of surface potential is nearly constant along the channel. As a result, there cannot be any substantial drift current in the subthreshold region. The drain current is dominated by the diffusion current. Since f s , f f , the exponential term in equation (24) is negligible as compared to f s . So, the inversion charge can be approximated by using a Taylor series expansion of the term under the square-root in equation (24) about the exponential term as:
363
The constant surface potential can be evaluated as:
The drain current, which only comprises of the diffusion current, can be related to the inversion charges at the source and drain in accordance with equation (39) as:
With strong inversion guaranteed at the source end of the channel, if V DS ¼ 0 then the drain end will also be strongly inverted. However, as the drain-to-source voltage is increased, the level of inversion at the drain decreases and eventually a point is reached when strong inversion at that point will cease. If the drain voltage is sufficiently low to avoid this saturation then the surface potentials at the source and drain ends can be expressed in the form
where V SB and V d b are the source-to-bulk and drain-to-bulk voltages, respectively. The potential f 0 is chosen to be equal to 2fL F for the case of uniform substrates (Tsividis, 1999) . For strained silicon devices, this value is modified to 2f F;s-Si þ Df F;s-Si to account for the change in band structure due to strain. If the source and the drain ends of the channel are strongly inverted, the whole channel region is strongly inverted as the surface potential varies monotonically from f s0 at the source to f sL at the drain. In the strong inversion regime, the diffusion current can be neglected. Substituting the value of f 0 in equation (38) and solving we get:
which can be written as:
where V th is the threshold voltage of the device and is defined as the value of gate-to-bulk voltage (V GB ) for which the surface potential f 0 equals 2f F;s-Si þ Df F;s-Si :
In the saturation region, when V DS is greater than V DS,sat , the velocity saturation or pinch-off point moves towards the source, away from the drain, by a distance l d . The voltage difference (V DS 2 V DS,sat ) is dropped across this distance l d , where l d is the channel length modulation, given by Veeraraghavan and Fossum (1988) :
where 
Integrating equation (38) from x ¼ 0to x ¼ L 2 l d , the expression for drain current during saturation can be obtained as:
For k ¼ 0, i.e. no velocity overshoot, equations (44) and (48) reduce to the familiar velocity saturation limited drift-diffusion current model given in Chen and Gildenblat (2001) and used in many previous works.
Results and discussion
In order to check the accuracy of our model, 2D device simulations are carried out using the device simulator ATLAS. Since high field and transient transport properties are expected to dominate the characteristics of deep submicron MOSFETs, field dependent and concentration dependent mobility models (ATLAS, 2000) are used. The Watt surface mobility model is used to model the transverse-field dependent low-field mobility. The transient carrier transport is modeled by an increase in the carrier relaxation time with increasing strain in the strained-Si thin film. The device parameters used during our simulations are summarized in Table I .
Figures 4 and 5 show the electrostatic potential variation along the channel for a two gate voltages -one below threshold and other above threshold. It is clearly observable that with increase in gate voltage V GS , the potential distribution changes from a highly parabolic variation to an almost linear variation along the channel. Hence, different values of parameter a need to be considered for gate voltages below and above the threshold voltage. From our simulations, we have obtained a the simulation data well, thus confirming the validity of the model over different channel lengths as well. Figure 8 shows the I DS 2 V GS characteristics of the strained-Si/SiGe MOSFET with x ¼ 0.1. It is clearly seen that our model tracks the simulated I DS 2 V GS characteristics even for high values of V DS . Figure 9 shows the output transconductance g m of the strained-Si/SiGe MOSFET for both low and high values of V DS . Here, different values of the parameter a have Analytical drain current model been used which is physically justified. Figure 10 shows the variation of output conductance g DS of the strained-Si/SiGe MOSFET with varying V DS . Our model accurately tracks the output conductance values as well, thereby giving a proof of its differentiability over the range of operation of the device. 6. Conclusion Strain in the silicon channel is emerging as a powerful technique of increasing MOSFET performance. In this paper, we have developed an analytical model for the output characteristics of the strained-Si/SiGe MOSFET. Our model has been verified for its accuracy using 2D device simulations under different bias conditions and technology parameters. We demonstrate an accurate match between our model results and simulations with respect to I DS 2 V DS , I DS 2 V GS characteristics, device transconductance and output conductance, which are the main parameters characterizing the correctness of a current model. The model can be further improved to use one single drain current expression to describe drain current from subthreshold to strong inversion, from linear region to saturation region. 
